Abstract-This work presents a new Ultra Wide Band (UWB) beamforming fifth-order derivative Gaussian pulse transmitter with dual small Vivaldi antennas for remote acquisition of vital signals in impulse radar applications. The system consists of a programmable delay circuit (PDC or τ), a UWB pulse generator (PG) circuit and an array of two Vivaldi planar antennas. The circuits is designed using the 0.18μm CMOS IBM process. Spice simulations show the pulse generation with 90mVpp amplitude and 300ps width. The average power consumption is 120µW per pulse, using a 2V power supply at a pulse repetition rate (PRR) of 100MHz. Full tridimensional electromagnetic simulations, using CST MWS, show the main lobe radiation with a gain of 5.5dB, and a beam steering between 20º and -17.5º for azimuthal (θ) angles at the center frequency of 7.5GHz.
II. TIMED-ARRAY TRANSMITTER CIRCUIT AND ANTENNA ARRAY WITH BEAMFORMING CAPABILITY
Radar systems based on timed or phased antenna have several advantages in comparison to mechanically scanned systems, since with electronic configurations the beam steering can be achieved rapidly without the use of complicated mechanical systems [9] , e.g. when the antennas are excited with a delay time of 61ps and 0ps for channels 1 and 2 respectively, the same channels will vary the azimuthal angle (θ), as seen in Fig. 1 (c), and elevation angle (φ) as seen in Fig. 1 
(d). Each block of
the transmitter is explained, including the antenna array in the next sections.
A. Programmable delay array -PDC
The proposed PDC is shown in Fig. 2(a) . The circuit consists of two independent channels (such that each antenna can be independently fed), further details shown in Fig. 2 (b), and each one is formed by two buffers formed by two static inverters ( Fig. 2(e) ), connected in series with a digital variable capacitor ( Fig. 2(c) ), between the signal line and Vss. between the two internal buffers, therefore providing a controlled delay.
B. The 5th derivative Gaussian pulse generator
UWB radars can be used as a tool for analysis of human vital signs in a noninvasive form. They are not influenced by clothing or other covers and can be used at range of several meters [10] .
The first consideration before designing a UWB pulse generator is to select the type of pulse that meets certain conditions [11] . According to refs. [11, 12] , the Gaussian pulse can be expressed as,
where σ is the time variance and A is the pulse amplitude. The Gaussian pulse is a natural candidate for a UWB pulse because it has a wide bandwidth and no side lobes, albeit it contains a DC and lower frequency components, which cannot be transmitted by the antennas considered here.
The fifth-order derivative Gaussian pulse is one of the best choices, for noninvasively health monitoring, because it fully complies with the FCC mask for indoor applications [11] [12] [13] and there is no DC energy (zero frequency). As a result, the fifth-order derivative Gaussian was chosen for the proposed pulse generator development. Therefore, the proposed pulse generator is expressed as The novel system architecture is illustrated in Fig. 3(a) . It consists of two identical static inverters connected in series. They transform the arbitrary input signal V in into a square waveform V trigger (V tg ).
Next, there is a triangular pulse generator [14] , responsible for the generation of a triangular pulse that is inverted by the static inverter (V a ). This inverted triangular pulse is later spread and inverted by the delay line (V b , V c , and V d ), each time the wave excites the pulse shape transistors (M9p, M8n, M7p, and M10n). The current that passes through the C capacitor blocks out the DC component, and also generates the V out signal that is shaped according to the 5th derivative of the Gaussian pulse, as illustrated in Fig. 3(b) .
Each subsystem of the pulse generator is further described:
1) Square-wave rectifier
This subsystem consists of two identical static inverters used to rectify time-varying waveforms such as square waves, following the proposed pulse generator presented in [15] . The inverter architecture is illustrated in Fig. 3 (e), which consists of the pMOS (M11p with w=4µm and l=0.2µm) and the nMOS (M12n with w=2µm and l=0.2µm) transistors, operating as switches. When the input signal has a low level (Vss), the nMOS gate is reversely biased while the pMOS gate is directly biased, therefore generating a high level (Vdd) at its output. Conversely, a high level signal is applied in the input generates a low level (Vss) on the output.
Because the average time response from Monte Carlos simulations of the proposed inverter lies in the range of 40ps (more than seven times faster compared to the transition from a sine wave of the same frequency), the connection of two inverters in series shapes the input time-varying signal into a square wave.
The Fig. 4 shows the waveforms V in , and V in inverted V tg as a result of the Spice simulation [6, 7] . The same inverter is used in the output of the triangular pulse generator.
2) Triangle pulse generator
The Triangle pulse generator used in this work is based in the developments of [14] and is the core of the 5 th derivative Gaussian proposed pulse generator. Fig. 3 (c) shows the triangle pulse generator, which is originally used as the single pulse generator [14] , and was developed around a simple feedback network and an AND gate. flow is shown in Fig. 5 . When V trigger is held at a low level (Vss), the AND gate ( Fig. 3 (d) ) output is also at low level, thus the nMOS transistor M14n (with w=1µm and l=0.2µm) is off. The parasitic capacitor C x is then charged to Vdd by the pMOS transistor M13p (with w=4µm and l=0.2µm). At the moment that the V trigger signal reaches the high level (Vdd), M13p is immediately turned off and the AND gate output reaches a high level after a short gate delay τ AND , therefore M14n is turned on to discharge the capacitor C x . When the signal V x is changed to a level below the threshold voltage of the AND gate V TH AND , the AND gate output changes to a low level again after T, thereby a triangular pulse (V pulse ) is produced. Considering that the switch-on impedance of M14n is R ON , it can be estimated that:
when V x (t) is changed to a level below V TH AND , the AND gate output is at low level and turns M14n off after the gate delay (τ AND ). The discharging time is:
and the triangle pulse width (τ tp ) is equal to the sum of the τ AND time with (4):
Therefore, we conclude that the pulse width varies with the following characteristics:
 AND gate delay time (τ AND );
 Parasitic capacitance of the interconnection x (C x );
It should be stressed that R ON is not constant, since V pulse is variable. Further circuit simulations may be required to compute more accurate pulse widths.
3) Delay circuit
The delay unit is formed by three sets of identical static inverters. In Fig. 3(f) , each implemented inverter consists of the nMOS and pMOS transistors, for the first inverter they are M23n (with w=2µm and l=0.2µm) and M20p (with w=4µm and l=0.2µm), respectively.
The delay time depends on the transistor channel dimensions; on the parasitic capacitances and the number of inverters in the delay line. This particular setting for the delay circuit was chosen due to its simplicity and compact topology. The outputs of the V pulse , V shape1 (V a ) and the three delay elements are V shape2 (V b ), V shape3 (V c ), and V shape4 (V d ), respectively, and they have an average width time of
190ps. Fig. 6 shows V pulse and the other triangle waves that excite the transistors forming the pulse shaping stage. 
4) Pulse shaping stage
The development of the pulse shaping stage presented in this paper is based on [1, 11, 14, 15] . The pulse shaping stage implemented two charge-pumps, each consisting of two transistors, a pMOS and a nMOS, M9p (with w=2µm and l=0.2µm), M8n (with w=6µm and l=0.2µm), M7p (with w=6µm and l=0.2µm), and M10n (with w=2µm and l=0.2µm), as shown in Fig. 3(a) . The charge-pump output currents are controlled and combined successively by these transistors; as a result, a fifth derivative Gaussian pulse is generated, illustrated in Fig. 3(b) and its waveform is shown in Fig. 8(a) . The output pulse amplitude V out is controlled by the charge-pumps output transistors. The transistor sizes are chosen based on the required amplification level to shape the output UWB waveform [10, 14] .
5) Pulse generator simulation results
The simulation of the proposed UWB pulse generator in post-layout Spice model shows that the circuit can be robustly operated, in other words, showing the 5th Gaussian pulse waveform at V out unchanged with 20% variation of the parameters in Monte Carlo simulations. In order to confirm this, the circuit was simulated in several PRR's up to the GHz band range. The results from 100MHz up to 1.0GHz are shown in Fig. 7 , where Fig. 7(a) shows the input sinusoidal signal waveform (V in ) and its rectified signal (V trigger ) at 100MHz. Fig. 7 (b) presents the waveform of the pulse simulated (V out ) with a PRR of 100MHz, Fig. 7(c) shows the waveform V in and V trigger at 500MHz. Fig. 7(d) shows the waveform V out with a PRR of 500MHz, in the GHZ range finally, the Fig. 7(e) shows the wave form V in and V trigger at 1.0GHz and Fig. 7(f) show the waveforms of V out pulse train at PRR of 1.0GHz.
The simulation results showed that the fifth-order derivative Gaussian pulse is similar to the theoretical pulse calculated , as shown in Fig. 8(a) . The amplitude of the simulated pulse is 90mVpp
and its pulse width has 300ps. The average power consumption of 120µW per pulse is found at an input PRR's of 100MHz and 2V power supply. [16] shows that the power consumption of this design is lower, as a result of the lower signal duration and smaller amplitude of the pulse, although the higher Vdd level. Figure 9 shows the layout of the proposed UWB pulse generator circuit without the pads, where it is shown the areas of the input signal trigger, the triangle pulse generator, the delay circuit, the pulse shaping circuit, and the capacitor C. Guard rings are used to minimize latch-up effects and interference between adjacent circuits. The complete pulse generator circuit occupies an area of 23x46μm², whereas the total array transmitter occupies only about 80x96μm². The capacitor occupies a large area of the chip (nominally 40%). 
B. Vivaldi antenna array
It is proposed an array of two antipodal Vivaldi antennas for the beamforming. The Vivaldi antennas belong to the class of aperiodic, continuously scaled, exponential curved antennas. The characteristics that make it suitable for UWB applications are that the Vivaldi antenna has theoretically constant beamwidth at unlimited operating frequency range [17, 18, 19] . This planar antenna is basically formed by a Microstrip Transition Line (MTL) and an exponential slot line radiator (ESLR). In the following, the MTL, ESLR and antenna array are presented. 
1) Microstrip Trasition line
A MTL is defined as a transition line formed of a strip conductor and a ground plane isolated by a structural subtract (Fig. 10) , usually with high dielectric constant (ε > 2), separating the ground plane of the microstrip line, both made by a thin metallic film, which is generally copper [14] [15] [16] [17] [18] [19] [20] [21] . Since field lines are not totally contained in the substrate, the propagating mode in the strip line is not purely transverse electromagnetic (TEM), in this case is quasi-TEM [14] [15] [16] [17] [18] [19] [20] [21] . According to ref. [20] , when the proportional relationship between w and h is greater than 1, the transition line has a characteristic impedance and an effective dielectric constant given by
where
In order to ensure a match with cables and circuits, that use a reference impedance of 50 Ω, the following parameters were used: the substrate chosen was the FR-4, whose dielectric constant is 4.3 and loss tangent of 0.025, the thickness (h) was chosen as 1 mm. It was used the analytical impedance calculation routine of the CST [8] to estimate the impedance of different widths (w). Therefore, the value of w = 1.815 with a ε eff = 3.25 was obtained.
2) Exponential Slot Line Radiator
After obtaining the impedance matching between the circuit and the MTL, the goal is now to perform a smooth transition between the MTL and the signal propagation medium (air). For this transition, we considered a slot line radiator in the exponential tapered shape, since this ensures a relatively wide impedance bandwidth [17] [18] [19] .
The opening function of the slot line radiator is shown in equations (8), (9) and (10), and is defined by the opening rate (R=0,105) and the points P1(x1,y1) and P2(x2,y2), as depicted in Fig. 11 , 
3) Proposed Vivaldi antenna array
An array of two antipodal Vivaldi antennas for beamforming is proposed. The design parameters of dualpolarized array and Vivaldi antenna are shown in Fig. 12 , and its respective dimensions in Table II . Figure13 shows the simulated scattering parameter S11 of the antenna. It can be seen that after 6GHz the return loss is less than 10 dB. The simulation of the complete Pulse Beamforming Transmitter in post-layout Spice model shows a pulse amplitude of 90mVpp and 300ps of pulse width, as well as a main lobe with gain of 5.5dB, (32º x 132º angular width). The beam can be steered between 20º and -17.5º relative to the θ angle Fig.   1(c) , obtained through programmable delays ranging from 0 to 61ps, using the proposed PDC. Table III 
